Sheet	1	of	1

(Modified) Patent and Trademark Office Information Disclosure Statement by Applicant	U.S. Department of Commerce Patent and Trademark Office	Attorney's Docket No. 07977-163003	Application No. 09/898,986
	Applicant Yamazaki, et al.		
(37 CFR §1.98%)	heets if necessary)	Filing Date July 3, 2001	Group Art Unit 2813

PADE	MARK			U.S. Pate	ent Documents			
1	niner tial	Desig. ID	Document Number	Publication Date	Patentee	Class	Subclass	Filing Date If Appropriate
LV	le	AA	5,898,204	4/1999	Watanabe			
	1	AB	5,998,854	12/1999	Morishita et al.			
		AC	6,180,957	1/2001	Miyasaka et al.			
		AD	5,550,397	08/27/96	Lifshitz et al.			
		AE	5,552,624	09/03/96	Shotnicki et al.			
	1	AF	5,616,935	04/01/97	Koyama et al.			
		AG	5,659,192	08/19/97	Sarma et al.			
	W	AH	5,726,459	03/10/98	Hsu et al.			
		ΑI						

Foreign Patent Documents or Published Foreign Patent Applications								
aminer	Desig.	Document	Publication	Country or				lation
nitial	ID	Number	Date	Patent Office	Class	Subclass	Yes	No
	AJ	04-206971	07/28/92	JAPAN .				
	AK	04-286339	10/12/92	JAPAN				
	AL	06-232059	08/19/94	JAPAN		C	- C L	-11
	AM	07-169974	07/04/95	JAPAN			ایس سا	西
	AN	07-176753	07/14/95	JAPAN		į.	<u>g</u> –	夏
	AO	07/321339	12/08/95	JAPAN		ŗ	CE	. 1
	nitial	aminer Desig. ID AJ AK AL AM AN	Aminer Desig. Document Number AJ 04-206971 AK 04-286339 AL 06-232059 AM 07-169974 AN 07-176753	Am 07-176753 Document Number Date Desig. Number Date Publication Date 07/28/92 AK 04-286339 10/12/92 AL 06-232059 08/19/94 AM 07-169974 07/04/95	Designation Designation Document Number Date Patent Office	Desig. Document Publication Country or Patent Office Class	Designation Designation Designation Date Date Patent Office Class Subclass	Designation Designation

	Other Documents (include Author, Title, Date, and Place of Publication)				
Examiner	Desig.	80			
Initial	1D	Document F. O			
Sh	AP	Wang et al., Enhanced Performance of Accumulation Mode 0.5 µm CMOS/SOI*Operated at 300 K and 85 K, IEEE, IEDM 91, pp. 679-682.			
	AQ	Fossum et al., "Anomalous Leadage Current in LPCVD Polysilicon MOSFET's", September 1995, IEEE Transactions on Electron Devices, Vol. ED-32, No. 9; pp. 1878-1884.			
	AR	Qian et al., "Inversion/Accumulation-Mode Polysilicon Thin-Film Transistors: Characterization Unified Molding", September 1988, IEEE Transactions on Electron Devices, Vol. 35, pp. 1501-1509.			
XU	AS	Malhi et al., "p-Channel MOSFET's in LPCVD Polysilicon", October 1983, IEEE Electron Device Letters, Vol. EDL-4, No. 10, pp. 369-371.			

Examiner Signature		Date Considered
harera Solu	L	10/28/02
EXAMINER: Initials citation considered next communication to applicant.	Draw line through cit	tation if not in conformance and not considered. Include copy of this form with
		Substitute Disclosure Form (PTO-1449